1 /* This file is derived from source code used in MIT's 6.828
2 course. The original copyright notice is reproduced in full
6 * Copyright (C) 1997 Massachusetts Institute of Technology
8 * This software is being provided by the copyright holders under the
9 * following license. By obtaining, using and/or copying this software,
10 * you agree that you have read, understood, and will comply with the
11 * following terms and conditions:
13 * Permission to use, copy, modify, distribute, and sell this software
14 * and its documentation for any purpose and without fee or royalty is
15 * hereby granted, provided that the full text of this NOTICE appears on
16 * ALL copies of the software and documentation or portions thereof,
17 * including modifications, that you make.
19 * THIS SOFTWARE IS PROVIDED "AS IS," AND COPYRIGHT HOLDERS MAKE NO
20 * REPRESENTATIONS OR WARRANTIES, EXPRESS OR IMPLIED. BY WAY OF EXAMPLE,
21 * BUT NOT LIMITATION, COPYRIGHT HOLDERS MAKE NO REPRESENTATIONS OR
22 * WARRANTIES OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE OR
23 * THAT THE USE OF THE SOFTWARE OR DOCUMENTATION WILL NOT INFRINGE ANY
24 * THIRD PARTY PATENTS, COPYRIGHTS, TRADEMARKS OR OTHER RIGHTS. COPYRIGHT
25 * HOLDERS WILL BEAR NO LIABILITY FOR ANY USE OF THIS SOFTWARE OR
28 * The name and trademarks of copyright holders may NOT be used in
29 * advertising or publicity pertaining to the software without specific,
30 * written prior permission. Title to copyright in this software and any
31 * associated documentation will at all times remain with copyright
32 * holders. See the file AUTHORS which should have accompanied this software
33 * for a list of all copyright holders.
35 * This file may be derived from previously copyrighted software. This
36 * copyright applies only to those changes made by the copyright
37 * holders listed in the AUTHORS file. The rest of this file is covered by
38 * the copyright notices, if any, listed below.
41 #include "threads/loader.h"
43 .intel_syntax noprefix
47 #### This code should be stored in the first sector of the hard disk.
48 #### When the BIOS runs, it loads this code at physical address
49 #### 0x7c00-0x7e00 (512 bytes). Then it jumps to the beginning of it,
50 #### in real mode. This code switches into protected mode (32-bit
51 #### mode) so that all of memory can accessed, loads the kernel into
52 #### memory, and jumps to the first byte of the kernel, where start.S
55 /* Flags in control register 0. */
56 #define CR0_PE 0x00000001 /* Protection Enable. */
57 #define CR0_EM 0x00000004 /* (Floating-point) Emulation. */
58 #define CR0_PG 0x80000000 /* Paging. */
59 #define CR0_WP 0x00010000 /* Write-Protect enable in kernel mode. */
61 # Code runs in real mode, which is a 16-bit segment.
68 # String instructions go upward.
73 # Set up data segments and stack.
79 # Stack grows downward starting from us.
80 # We don't ever use the stack so this is strictly speaking
86 #### Enable A20. Address line 20 is tied to low when the machine
87 #### boots, which prevents addressing memory about 1 MB. This code
90 # Poll status register while busy.
96 # Send command for writing output port.
101 # Poll status register while busy.
112 #### Get memory size, via interrupt 15h function 88h. Returns CF
113 #### clear if successful, with AX = (kB of physical memory) - 1024.
114 #### This only works for memory sizes <= 65 MB, which should be fine
115 #### for our purposes. We cap memory at 64 MB because that's all we
116 #### prepare page tables for, below.
121 add eax, 1024 # Total kB memory
122 cmp eax, 0x10000 # Cap at 64 MB
125 1: shr eax, 2 # Total 4 kB pages
128 #### Create temporary page directory and page table and set page
129 #### directory base register.
131 # Create page directory at 64 kB and fill with zeroes.
139 # Add PDEs to point to PTEs for the first 64 MB of RAM.
140 # Also add identical PDEs starting at LOADER_PHYS_BASE.
141 # See [IA32-v3] section 3.7.6 for a description of the bits in eax.
147 mov es:LOADER_PHYS_BASE / 1024 / 1024[di], eax
152 # Set up one-to-map linear to physical map for the first 64 MB of RAM.
153 # See [IA32-v3] section 3.7.6 for a description of the bits in eax.
165 # Set page directory base register.
170 #### Switch to protected mode.
172 # First we turn off interrupts because we don't set up an IDT.
176 # Then we point the GDTR to our GDT. Protected mode requires a GDT.
177 # We need a data32 prefix to ensure that all 32 bits of the GDT
178 # descriptor are loaded (default is to load only 24 bits).
182 # Then we turn on the following bits in CR0:
183 # PE (Protect Enable): this turns on protected mode.
184 # PG (Paging): turns on paging.
185 # WP (Write Protect): if unset, ring 0 code ignores
186 # write-protect bits in page tables (!).
187 # EM (Emulation): forces floating-point instructions to trap.
188 # We don't support floating point.
191 or eax, CR0_PE + CR0_PG + CR0_WP + CR0_EM
194 # We're now in protected mode in a 16-bit segment. The CPU still has
195 # the real-mode code segment cached in cs's segment descriptor. We
196 # need to reload cs, and the easiest way is to use a far jump.
197 # Because we're not in a 32-bit segment the data32 prefix is needed to
198 # jump to a 32-bit offset.
200 data32 ljmp SEL_KCSEG, 1f + LOADER_PHYS_BASE
202 # We're now in protected mode in a 32-bit segment.
206 # Reload all the other segment registers and the stack pointer to
207 # point into our new GDT.
215 mov esp, LOADER_PHYS_BASE + 0x30000
217 #### Load kernel starting at physical address LOADER_KERN_BASE by
218 #### frobbing the IDE controller directly.
221 mov edi, LOADER_KERN_BASE + LOADER_PHYS_BASE
224 # Poll status register while controller busy.
231 # Read a single sector.
237 # Sector number to write in low 28 bits.
238 # LBA mode, device 0 in top 4 bits.
244 # Dump eax to ports 0x1f3...0x1f6.
252 # READ command to command register.
258 # Poll status register while controller busy.
264 # Poll status register until data ready.
279 cmp ebx, KERNEL_LOAD_PAGES*8 + 1
282 #### Jump to kernel entry point.
284 mov eax, LOADER_PHYS_BASE + LOADER_KERN_BASE
291 .quad 0x0000000000000000 # null seg
292 .quad 0x00cf9a000000ffff # code seg
293 .quad 0x00cf92000000ffff # data seg
296 .word 0x17 # sizeof (gdt) - 1
297 .long gdt + LOADER_PHYS_BASE # address gdt
300 #### Print panicmsg (with help from the BIOS) and spin.
302 panic: .code16 # We only panic in real mode.
303 mov si, offset panicmsg
313 .ascii "Loader panic!\r\n"
316 #### Memory size in 4 kB pages.
317 .org LOADER_RAM_PAGES - LOADER_BASE
321 #### Command-line arguments inserted by another utility.
322 #### The loader doesn't use these, but we note their
323 #### location here for easy reference.
324 .org LOADER_CMD_LINE - LOADER_BASE
328 #### Boot-sector signature for BIOS inspection.
329 .org LOADER_BIOS_SIG - LOADER_BASE